Abstract-Correlated double sampling(CDS) operation is generally used in CMOS imaging systems, implemented by switched capacitor(SC) circuits, to get rid of reset noise and decrease flicker noise. This paper presents an optimization method for the noise performance of a CDS circuit, the advantage of which is its ability of canceling the offset of the OP involved. The structure of the CDS circuit is analyzed with operation timing at first. Then the noise model of each individual clock phase is established based on the transient noise behavior, from which we derive the expressions of each independent noise source contributing to the whole output noise power. Using the expressions we can optimize the design of crucial capacitors of the circuit.
I. INTRODUCTION
CMOS imaging technology has been developed in recent decades and achieved a great advance in civil and military applications. At the beginning of one frame, the integrators involved in a CMOS imaging sensor should reset to a reference voltage, which generates strong low frequency noise denoted as reset noise. Besides the MOSFETs unavoidably bring flicker noise. CDS circuit is invented to deal with the two types of noise by two sampling steps. Thus thermal noise determines the noise level of a circuit system which utilizes a CDS circuit in the signal chain. This paper presents an optimization method for the noise performance of a CDS with offset canceling, the character of which makes the structure very practical in the restriction of limited layout area. The operation principle of the CDS is introduced in Section II where the process of offset canceling is analyzed. Section III illustrates the noise analysis of the circuit which starts from the establishing noise models of each individual clock phase. Then the expressions of each independent noise source contributing to the whole output noise power are derived, using which we optimize the design of crucial capacitors at last. Fig.1 shows the structure and timing diagram of the CDS [1] . There are two phases in the operation of the CDS, resetting phase at t1 and sampling phase at t2. When t1 comes, switches S1, S2 and S3 are turned on, the reset voltage, RST V and reference voltage, REF V is applied across C1, written as:
II. CIRCUIT STRUCTURE
Due to the existence of the offset voltage of the OP, OS V , the voltage across C2 is given by:
When t2 comes, S4 is turned on while the other switches keep off. Before the time arriving, the integration has finished integration, therefore the voltage of ' IN ' node has become V ' changes to:
The output node OUT V simultaneously turns to: 
III. ANALYSIS OF NOISE MODEL
The noise model of the CDS circuit is shown in Fig.2 , where X en represents the power spectrum density(PSD) of the noise source from element X, such as S1, S2, S3, S4 and the OP. According to the two individual operation phases, the noise models at different phases are given, respectively, which certainly causes diverse noise transferring process. The OP is modeled as one stage amplifier with output resistance At the beginning point of resetting phase, t1, the noise voltage across C1 starts to generate, for 1 2 t t t ! ! , which is only affected by S1 noise source, 1 ( ) C v t can be expressed as: 
The thermal noise of the OP and the switches are generated by the MOSFETs involved [2] . With regard to switches, the PSD of noise source is given by:
With regard to the OP, the PSD of its reference input thermal noise is given by:
The output noise power that different noise sources contribute can be expressed below: 0   2   2  3  2   2  2  2 2   3  2  2  2 ( ) ( ) 
It can be seen that what S4 contributes can be nearly neglected compared with the other four noise sources. The part that S2 and S3 contribute is almost the same, which increases with which is the sum of the five items, in the constraint of limited layout area for capacitor, evidently should be optimized to achieve the minimum noise level.
IV. CONCLUSION
This paper proposed an optimization method for the noise performance of a CDS with offset canceling. The method starts from presenting the noise analysis, in which noise model for the CDS circuit in each individual clock phase is established. The transfer function of each noise source transferring to the output is derived. noise power contributed by each noise source is derived, with which the optimization design for the capacitors determining the output noise power, can be conducted.
